The gate has a width of 8.3 µm, much wider than the average gate-heterostructure separation of ~100 nm. Therefore, the parallel plate capacitor model (b) is justified for estimating the vacuum gap between the two chips. At a voltage of V continuous =-2.2 V the conductance drops to zero, indicating that all electrons underneath the gate are depleted. The gate-2DEG coupling can be described by the capacitor network depicted in b. C GaAs is the capacitance per unit area between the 2DEG and the surface of the GaAs. The capacitance between the gate and the surface of GaAs is C vac =ε 0 ε r /d per unit area. The total capacitance between the 2DEG and the gate is C t =1/(1/C vac +1/C GaAs ).
Using e•n = C t V continuous and V continuous = -2.2 V, a density of n = 1.35×10 11 cm -2 (obtained from Hall measurements), a depth of the 2DEG of 100 nm, we estimate that d = 84 nm.
The vibration amplitude between the two chips is estimated using the blur at the zero-bias crossings of the Coulomb diamonds. From Fig. 3a in the main text we estimate a 20% blur (0.15 mV in V 8 ). A change in d affects the island potential through all six gates (V 8,11 =-2.5 V, V 9,12 =-3.27 V and V 7,10 =-3.32 V). The capacitance of the island is C I = C 0 + C g , where the C 0 is the selfcapacitance and C g the capacitance to the gates, which is predominantly the capacitance over the vacuum gap (because the dielectric constant of GaAs is 12x larger than vacuum). The plunger gate capacitance is ~C g /3 (4 µm over 13 µm) by comparing the lengths of the gates. Using the capacitor model in b) we relate the change in capacitance to a change in separation The two metallic squares act as a parallel plate capacitor from which the average distance is extracted by measuring the capacitance. The assembly is placed inside a nano-manipulator that is used to apply a variable force on the top of the assembly. Capacitance is measured using a lock-in amplifier. A sinusoidal voltage of 1 V rms is applied between the two plates at a frequency of 7.9 kHz. A measured current of 200 nA (Y-component) translates into 4 pF between the two capacitor plates resulting in an average separation of 120 nm. Precautions are taken to minimize the shunt capacitance of the wires to <0.2 pF. After 90 minutes, one extra electron has entered the quantum dot. Such drift may result from relaxation in the 2DEG and/or the setup. Note that except for the slow drift, no charge noise is observed, indicating no significant vibrations between the two chips. In the case that the drift is solely due to the mechanics of the setup, the gate-heterostructure separation needs to change by Δd = d ΔV 8 /3V g = 7.5 pm, using ΔV 8 =0.75 mV, V g =-2.8 V and d=84 nm. Figure S5 : QPC traces at a magnetic field of B=1.3 T for assembly A in the main text. The figure shows the diagonal conductance through the left (black) and right (red) QPC as a function of the gate voltages V 7,10 and V 9,12 , respectively, with the plunger gates set at the depletion point of -2.2 V. When V 7,10 =0 or V 9,12 =0, G d =4e 2 /h, consistent with a filling factor of ν=4 in the bulk at B=1.3 T. Interference is observed if both QPC voltages are set on the low voltage side of plateau 3, V 7,10 = -1.6 V and V 9,12 = -1.9 V, as shown in Fig. 3c in the main text. At these gate settings the innermost edge channel (belonging to the fourth Landau level) is fully reflected at the QPC, while the third edge channel has a small backscattering amplitude. The outer two channels belonging to ν=1 and ν=2 are fully transmitted. for the right QPC of the interferometer at B=0, 0.1, 0.3, 0.5 T, respectively. At V 9,12 =-3 V the electrons underneath the gates are depleted. Using a parallel plate capacitor model and the depletion voltage, a gate-heterostructure separation of ~115 nm is derived. At V 9,12 =-9 V the QPC closes. However, due to the large QPC opening of 1.7 µm, quantized conductance is absent at zero magnetic field. In small perpendicular magnetic fields, quantized plateaux resulting from the backscattering of the quantum Hall edge channels are observed. Note that in all traces (a-b) no hysteresis is observed between down (black) and up (red) sweeps of the gate voltages. .7 V to the split gates (QPC gates in the interferometer) without implementing the global top gate. The black curve represents the density profile for a geometry with a grounded global top gate . The induced potential landscape is sharper in the latter case, and thus a better control can be achieved. In addition, as discussed in the main text, the top gate also increases the capacitance between gates and island (region enclosed by the interferometer) and can drive the interferometer from the Coulomb-dominated regime into the Aharonov-Bohm regime. 
